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Abslmcf - A new type of multi-level inverter is introduced which 
is mated by casrading two t h m p h a x  threelevel inverten using 
the load mnndon. This new inverter can operate as a ninelevel 
inverter and mhually splits the power conversion into a higher- 
voltage lower-frequency inverter and a lower-voltage higher- 
frequency inverter. This type of system presents particular 
advantages to Naval ship propulsion system which mly on high 
power quality, survivable drives New w n h l  methods are 
dewxibed involving both joint and separate control cd the individual 
three-level inverten Simulation results demonstrate the 
etfectveness of both controls A laboratory set-up at the Naval 
Surface W a r f a  Center power eledroma laboratory was used to 
validate the proposed joint-inverter control Due to the ef&d of 
wmpounding levels in the cascaded inverter, a high number of 
levels are available redling in a voltage THD of 9% (without 
Keywords: Multi-level, hybrid, neutral-point clamped, medium- 
voltage, cascaded H-bridge. 
filtering). 
I. INTRODUCTION 
The concept of multi-level inverters, introduced about 20 
years ago [I,  21, enrails performing power conversion in multiple 
voltage steps to obtain improved power quality, lower switching 
losses, better electromagnetic compatibility. and higher voltage 
capability. Considering these advantages, multi-level conveners 
have been gaining considerable popularity in recent years [3-181. 
The benefits are especially clear for medium-voltage drives in 
industrial applications [7,9] and are being considered for future 
Naval ship propulsion systems. In fact, several IEEE 
conferences now hold entire sessions on multi-level power 
Conversion. 
Several topologies for multi-level i nvmrs  have been 
proposed over the years: the most popular bemg the diode- 
clamped [3,4], flying capacitor [5,6] and cascaded H-bridge [7- 
lo] sbuctures. One aspect which Sets the cascaded H-bridge 
apart f” OM multi-level inverters is  the capability of utilizing 
different dc voltages on the individual H-bridge cells which 
results in splitting the power conversion amongst higher-voltage 
lower-ftquency and lower-voltage higher-kquency inverters 
[9,10]. An alternate method of cascading inveners involves 
series connection of two three-phase inverters through the 
neutral point of the load. Past research has shown this concept 
for cascading two-level invmers [11-15] and multi-level 
inverters [16-181. An advantage of this approach is that isolated 
sources ax not required for each phase. It should be noted that 
cascaded inverter systems can be considered from a number of 
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different viewpoints. Considering the cascaded inverter to be 
one unit, it can be seen that a higher number of voltage levels are 
available for a given number of semiconductor devices. 
Considering the system as separate invesers, the cascaded 
design can be regarded as a combination of a bulk power 
(higher-voltage) i n v e m  and a conditioning (lower-power) 
inverter. An alternate vieupoint is to consider the conditioning 
inverter as an active filter and the bulk invener as the drive 
invener. In any case, the cascaded multi-level inverter has 
several advantages for Naval ship propulsion systems. One 
advantage is that cascaded inverters provide a compounding of 
voltage levels leading to extremely low harmonics necessary to 
meet low acoustic noise requirements. Another advantage is 
that the bulk inverter may be commercial-off-the-shelf; requiring 
that only the lower-power condition inverter to be custom made. 
Yet another advantage is that the cascaded design avoids a large 
number of isolated voltage sources which would be cumbersome 
in shipboard power systems. An additional advantage is that the 
dual m v e m  swcture may be useful for redundancy providing 
remedial operation for survivability. Furthermore, in Naval 
applications, the propulsion motor is typically custom built and 
can be readily made to have access to both ends of each winding. 
This paper repom the development of new c o m l  methods 
for cascaded multi-level inverters. In pdcular,  capacitor 
voltage regulation methods are innoduced resulting in a 
cascaded inverrer which only requires one dc source. The new 
control methods are applied to a topology where two three-level 
inverrers are cascaded Simulation and laboratory measurements 
are presented which demonstrate the effectiveness of the 
proposed control. 
It. CASCADEDMLJLn-LEVEL INVERTERS 
The cascade-3/3 inverter is shown in Figure 1. This topology 
is consbucted by connecting a three-level inverter to both sides 
of the motor windings. As a pranical matter. the inveners may 
have any number of voltage levels as described in the literature 
[17]. Assuming that the capacitors are c h g e d  to half of their 
respective dc bus voltage, the line-to-gound voltages of the 
upper and lower voltage may he expressed as 
0-7803-7817-2/03/$17.M) 02003 IEEE 1549 
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Figure 1. The cascade-3/3 multi-level invertst. 
where s a ,  sb , and sc are the switching states for the upper 
invener and sol, shi , and scr are the switching states for the 
lower inverter. For three-level inverters, the switching states 
correspond to the line-to-ground voltage levels and can have the 
values 0, 1 or 2. The phase voltages of the load may be 
expressed in terms of the line-to-ground voltages as [19] [c] Vh9 = - :[ - 21 -1 2 -1 I]jl..w] Vb8 -vb8 . . (3) 
- 1 - 1  2 VC8 - Vcgr 
The effective he-to-line load voltages may be expressed in 
terms of the phase voltages as 
(4) 
It is often insightful to look at the voltage vector plot of a multi- 
level inverter which can be accomplished by plotting the phase 
voltages in the d-q stationary reference inme for all possible 
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Figure 2. Cascade-3/3 inverter vector plots. 
combina~.om of switching states [l l] .  In the case of the 
cascaded multi-level inverter, vector plots vary widely 
depending on the ratio of the dc voltages. Figure 2 shows the 
voltage vector plots for the cascade-3B inverter for several dc 
voltage ratios. Therein, the axes of each subplot are the same as 
those shown in Figure 3. When the voltage ratio is set to 
vdcx =a, the vector plot appears as that of several three-level 
vector plots arranged in a three-level pattern. This is to be 
expected when caxading two three-level inverters as the 
amplitude of the small vector patterns depends on the dc voltage 
vdcx. Incidentally, if vdCx is set to zero, the amplih~de of its 
vectors goes to zero and the o v a  vector plot is that of a tlnte- 
level inverter (the lower inverter tums into a neutral connection). 
The next ratio is vdcr = where there is some overlap of the 
voltage vectors and the vector plot is the same as that of a nine- 
level inverter. As it tums out, nine levels is the largest number 
of voltage levels that the cascade-3/3 inverter is capable of 
emulating. For this reason, this mode of operation is referred to 
as maximal distention [11,17]. In general, the voltage ratio 
which yields maximal distention for an arbiuary number of 
voltage levels is [17] 
(9 
where n and n, are the voltage levels of the upper and lower 
invelter respectively. As shown in R,gm 2, if the voltage ratio 
is increased further to vdcr = % and vdcr = vdc , the cascade-313 
inverter can operate as a seven-level and five-level inverter 
respectively. However, these mo des of operation are not as 
-_ vdcx - & 




Figure 3. Cascade-3/3 vector plot for maximal distention. 
desirable as that of maxima I distention which yields the highest 
power quality thmugh lower voltage steps. 
m. CASC4DE-3/3 INVERTER COPSraOL 
Before considering specific modulation and capacitor voltage 
regulation strategies, it is instructive to examine the caxade3/3 
inverter vector plot shown in Figure 3 in detail. Therein, the 
vectors prcduced by the upper invater are denoted as being 
slightly larger than the other vectors. The small threelevel 
vector plots produced by the lower inverter are indicated by the 
dashed hexagons. One of the significant features of the conmls 
developed herein is the ability to regulate the dc voltage vdCr so 
that only one dc source is required. This can be accomplished 
through redundant selection of inverter switching states. Figure 
3 shows overlap amongst the smaller hexagons and where this 
overlap occurs there is a choice as to the realization of the 
voltage vectors. This choice can be made with regad to the 
power flow in the lower inverter [14] so that the dc voltage vdcx 
remains at one-third of vdc . As can be seen form Figure 3, a 
considerahle amount of overlap occurs for vectors toward the 
inside of the vector plot and the full dc voltage vde may be 
utilized while regulating the lower inverter capacitor voltage. 
Towards the outside of the vector plot, the overlap is not present 
for many vectors and in this case, the power flow can not be 
used to maintain vdu. This results in a limitation of operating 
region within the upper inverter vectors (larger vectors in Figure 
3). Considering the number of lower invater vectors in-between 
the upper inverter vectors, it can be seen that this limitation will 
result in seven-level operation However, only one dc somce is 
required and that dc voltage can be fully utilized. 
Figure 4. Nine-level triangle modulation. 
A. Joint-lnvener Control 
The method of joint inverter control proposed herein utilized 
nine-level modulation followed by a redundant state selection 
( R S S )  table for capacitor voltage balancing. The process of 
nine-level modulation is shown for the a-phase in Figure 4 where 
a modified duty cycle dm is compared to eight triangle 
waveforms to produce the a-phase commanded switching state 
sD:. The Comparison rules assert that the switching state be 
equal to the number of hiangle waveforms that the modified 
duty cycle is greater than. The modified duty cycle is calculated 
as 
(6) 
where the duty cycle has been modified from the naditional 
definition so that it ranges from 0 to 8 (the number of levels 
minus 1) and the modulation index GI represents the percent of 
voltage utilization of vdc and ranges f” 0 to 1. The angle is 
the electrical angle which corresponds to the commanded 
frequency. The duty cycles of the b- and c-phase are similar to 
that of (6) with 120’ and 240” offset in the electrical angle 
respectively. Typically, all three duty cycles are compared to the 
same set of hiangle waveforms. To produce commanded 
switching states sm , sbm ,and sck. 
The modulation is typically programmed in a digital signal 
processor @SP) and may be followed by an RSS table located in 
either the DSP or in a plogrammable logic device (PLD). Figure 
5 shows the RSS table structure for t h i s  system. The inputs 
(address) of the table are the commanded switching states from 
the modulator as well as digital flags which represent the state of 
the system. The flags I , ,  I , ,  and I ,  indicate the current 
direction and me 1 for positive and 0 for negative vales of i, , 
ibs . and i ,  respectively. The capacitor voltage flags represent 
voltage balance and are defined by 
* .  
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Figure 5.  Redundant state selection implementation 
(7) 
(9) 
The RSS table output is the switching state for each phase. This 
can be related to the switching states of the individual inverters 
by consideration of the line-to-ground voltages [16]. Table I 
shows this relationship for the a-phase. 
Identical relationships apply for determining the & and c-phase 
inverter switching states. 
The final consideration for this control is the method of 
generating the RSS table. For this, a program was written to 
evaluate the redundant states for all possible combinations of the 
RSS table inputs. Each combination of inputs was evaluated in 
the following way. First the number of redundant switching 
states was identified by 
(10) rims = n .n, - (smw - smIn) 
To obtain the first redundant state, s, is subtracted f" the 
switching states of all three phases. The other states are obtained 
by adding 1 to all three phases (changing the common-mode or 
zero sequence term) until all redundant states are evaluated. For 
each redundant state, the contribution to power from the lower 
inverter is found by first deterring the switching states 
corresponding to that inverter f" Table I. Next, the 
contribution to the line-to-ground voltages can be evaluated 
using [z] vb** = - - I  :[' - I  2 - 1  I[] Vb8 
Finally, the contribution of the lower i n v m  power may be 
expressed as 
(13) 
-1  -1 2 vcg* 
P* = vasx(1- 210)+ Vbsx(1- 21b)t  Vcrr(1- 21,) (14 
It should be noted that (14) can not calculate the exact power 
since the current flags only represent the current direction. 
however, for high power facto= (14) can be used to determine 
the direction of power flow. If the direction is positive (out of 
the inverter) and the capacitor is overcharged (or V, = 1 ) the 
redundant State will help regulate the capacitor voltage. 
Similarly, if the power direction is negative and the capacitor is 
undercharged, the redundant state will help regulate the capacitor 
voltage. Any redundant states which help the balance situation 
are given a priority of 4. The reason for this is that some priority 
will be added to the redundant states which also help the 
capacitor voltage balancing within the inverters. Evaluating this 
voltage balance amounts to determining the diredon of the 
current in each inverter which flows out of the capacitor junction 
(currents io and i, in Figure 1). For each redundant state, the 
junction current is determined by using Table I to determine 
which phases are connected to the junction and then adding the 
current depending on the current direction flags. The direction 
of the junction currents can be used with the capacitor balance 
information (V,,, and V,,,, ) to determine if the redundant state 
helps the voltage balance. For the upper inverter, cases which 
help the balance have their priority increased by 1. For the lower 
inverter, cases which help the balance have their priority 
increased hy 2. This choice is arbirrary, but was made based on 
simulation results. After evaluating all of the redundant states, 
the one with the highest priority is selected for the RSS table 
data. 
The cascade-30 invester was simulated using the proposed 
control. In the simulation, the dc voltage was set to 
vdc = 601.8V. The controller modulation index was = 1 
with a w m d e d  frequency of 6OHz. The load was a resistive- 
inductive load with R = 11R and L = 17.5mH. Figure 6 
shows the simulation results. Therein, the a-phase upper and 






Figure 6. Cascade3/3 inverter simulation results 
by the load voltage v u ,  the line-tc-line voltage vobs as defined 
by (4), and the phase current i, . From the line-@ground 
voltages, it can be seen that there is a natural split between 
higher-voltage lower-frequency and lower-voltage higber- 
frequency. The line-@pund voltages also demonshate the 
effectiveness of the capacitor voltage balancing control. From 
the line-to-line voltage, the effective seven-level operation can 
be Seen (6 positive levels, 6 negative levels, and 0). For this 
simulation, the output power was UkW and the THD of the 
phase and line-@line voltages were THD(v,)= 9.42% and 
THD(v,,,)=9.34%. 
B. Separate Inverter Control 
Unlike the joint-inverter control, the proposed separate 
invener control ufilizes isolated algorithms for the bulk and 
conditioning inverta. The bulk inverter is controlled by the 
staircase or low-frequency PWM method to provide power 
needed to drive the motor, whereas the conditioning inverter 
utilizes high-frequency PWM to shape motor voltage and current 
and achieve high perfonnanct drive with low current and torque 
ripple. One advantage of the separate inverter control is that no 
communication is needed between the two inveners, thus 
making it possible to use commercial-off-the-shelf motor drive 
inverters. It should be noted that, as with the joint-inverter 
Figure 7. Smkcase control of the bulk inverter. 
control the conditioning inverter does not need a power supply, 
thus acting like an active filter. 
' h e  process of the staircase conml of the bulk inverter is 
shown in Figure 7, where the angle a is conmlled to prcduce 
the staircase voltage waveform Therein, the phase voltages vas 
and vcg and the line-@line voltage vac are shown. The 
amplitude of any odd nfh harmonic of the phase voltage can be 
expressed as 
*'dc v" = -cos(a) nn 
where n is an odd harmonic order, the amplitudes of all even 
harmonics being zero. The amplitude of the fundamental 
component in the phase voltage can be calculated as 
(16) VI  =-cos(a). 2vdc IT 
R According to Figure 7, a must satisfy 0 < a < - 
2 
The conditioning inverter functions like a series active power 
filter to compensate the harmonic voltage produced by the bulk 
invmr .  In the timedomain, this harmonic can be computed for 
the a-phase as 
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Figure 9. Separate control simulatim results. 
where vag,, is the fundamental component of v a g ,  The 





Figure IO. Cascade-30 inverter measurements. 
Another consideration of the separate inverter control is the dc 
voltage control of the conditioning inverter. In order to maintain 
maximal distention, the dc capacitor voltage on the conditioning 
inveaer should be kept at one third of the dc voltage of the bulk 
inverter. To achieve this, a shaightfonvard PI control is adopted 
to regulate active power flow into the conditioning inverter. The 
control scheme of the conditioning invener is shown in R,a 8 
for the a - p k .  ThereiR vicx is the DC voltage reference, 
which is set to one tbird of vdc . The voltage vZg,, is a unit 
sinusoidal wave, which has the same phase angle with the phase 
voltage vag,, . The resulting reference .voltage is used as an 
input for a PWM modulator for the conditioning inverter. 
Similar control channels are used for the b- and c-phase. 
Figure 9 shows simulation results of the cascade multi-level 
converter using the separate control in which a) is tbe dc voltage 
of the conditioning inverter; h) is the motor current; c) is the total 
motor line-line voltage; d) is the bulk inverter line-line voltage: 
e) is the conditioning inverter line-line voltage and f )  is the 
harmonics in the he-line voltage of tbe bulk inverter. In 
simulation, vdc was set to 600 V and a was set to 15'. It can be 
seen that the dc link voltage of the conditioning inverter is kept 
at one tbird of the dc voltage of tbe bulk inverter. The total line- 
to-line voltage is improved from the bulk inverter five-level 
1554 
waveform by the conditioning inverter and the maximal 
distention of the cascaded inverter is realized. 
W .  LABORATORY VALIDATION 
The cascade-3B inverter was constructed in the power 
electronics laboratory at the Naval Surface Warfare Center 
OIJSWC) in Philadelphia. Joint inverter control was used and the 
operating conditions were the same as those described in the 
simulation in Section Ill A. R,we 10 shows the laboratory 
measurements displaying the same system variables as Rgure 6.  
As can be seen, the measurements are nearly the same as the 
simulation with the exception of the ripple in the phase cwent 
which is higher in lab measurements due to high-frequency 
effects (inter-winding capacitance and etc.) which were not 
included in the simulation. From the measured data, the THDs 
were THD(v,)= 9.00% and THD(v,,)= 8.14%. 
V. CONCLUSION 
Ihis paper has studied a new type of multi-level inverter 
which consists of two three-phase three-level inverters cascaded 
through the load connections. Two types of control were 
developed for this inverter. One relies on controlling the two 
three-level inveaers jointly and the other uses separate controls. 
Both controls included capacitor voltage balancing so that a dc 
source was needed for only one threelevel inverter. Simulation 
results demonstrate the effectiveness of each control. The joint 
control was validated with laboratory measurements on a 23kW 
inverter system. 
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